Altera_ForumHonored Contributor13 years agoTiming errors after rerunning the design I have added timing constraints to my design and the time quest analyzer reported no timing errors I made a very small changes in rtl file(added a register) and no change in the settings opti...Show More
Recent Discussions5AGXFB7K4F40C5GCyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsQuartus and power domainMCD of AGFA006R16A2E3EPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) Devices