Altera_ForumHonored Contributor10 years agoTiming Error with RGMII Ethernet on CycloneV SoC http://www.alteraforum.com/forum/attachment.php?attachmentid=11567&stc=1 Hi. I'm "motto" of Altera beginner. I want to solve the timing error message. Design : Cyclone V RGMII Example Desi...Show Moremultiple-attachments.zip2.3 MB
MingyuexinOccasional Contributor6 years agoHave you solved this issue? I have the same timing violation and could not solve it.
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information