mwmatmtNew Contributor5 years agoTiming error for system_soc_hps_0 I encountered the following timing error but I don't have any idea to fix this issue because I think system_sos_hps_0 is an automatically generated file from Qsys. FPGA clock frequency setting on my...Show More
EBERLAZARE_I_IntelRegular Contributor5 years agoHi, You may want to check below KDB: https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/solutions/rd04082014_333.html
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew