mwmatmtNew Contributor5 years agoTiming error for system_soc_hps_0 I encountered the following timing error but I don't have any idea to fix this issue because I think system_sos_hps_0 is an automatically generated file from Qsys. FPGA clock frequency setting on my...Show More
EBERLAZARE_I_IntelRegular Contributor5 years agoHi, You may want to check below KDB: https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/solutions/rd04082014_333.html
Recent DiscussionsAgilex 3 BB18A package - patching MSEL1 and MSEL2 on interposerOperating temperature for 10M08DCF256A7GQuestion for LPDDR5 power sharing guidelineCyclone 10 LP's Extended Industrial partsDoes the Agilex7 M-series support LPDDR5X component?