RWeizNew Contributor7 years agotiming constraint 我想要把呼叫出來的IP在 Timing Analyzer 時候將Output 做 set_multicycle_path 約束 我要如何去實現? set_multicycle_path -from {counter_6bits:counter_6bits__ALD_DPI_counter__inst|lpm_counter:LPM_COUNTER_component|cnt...Show More
Recent DiscussionsAgilex 5 high speed JTAG pod ???SolvedCyclone IV GX (EP4CGX30CF23C7) Flash IssueCyclone 10LP + EPCQ64A config flash corruption during power OFFMissing AC characteristsics in A5E data sheet !SolvedUpdated .brd file for Stratix 10 GX dev kit