Timing Closure issue in Stratix V

Device: 5SGSMD8K3F40I3 My design consists of niosii core with one ITCM (32 Kbytes) and one DTCM (16 Kbytes). Its difficult to close timings for the design. The reference clock is 245 MHz. The...