Altera_ForumHonored Contributor10 years agoTiming closure for LVDS ADC input and related logic Hello all, I am looking for some help trying to close the timing for a new design. I need to inferface a Cyclone V E A5 with an ADC (AD9484). The ADC digital output is synchronous SDR at a...Show More
Altera_ForumHonored Contributor10 years agoYou should use DCO+ and DCO- as the input clk of ALTLVDS_RX.
Recent DiscussionsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredQuartus Pro simulation libraries for Riviera ProLTC Connector DE10-Standard FPGAInquiry regarding purchasing FPGA licensesAgilex 3 BB18A package - patching MSEL1 and MSEL2 on interposer