timing analyzer 21.1 pro : missing clock delay at clock output port

Hi, I am using the Timing Analyzer of Quartus Prime 21-1 Pro. I have to constrain a source synchronous interface and a questions arose while observing the setup timing report. In my design (see...