Forum Discussion
Altera_Forum
Honored Contributor
10 years agoTiming analysis error: Modelsim error vsim-3039
I have an 8b counter for learning timing analysis. I have completed Fitter, Assember, Timequest and EDA Netlist without any error. I have added the sdc file to the Assignment. When I run the gate lev...
Altera_Forum
Honored Contributor
10 years agoI notice from the code, the Q output has an asynchronous enable - you're better off without this - just stick the Q assignment outside the process.