Altera_Forum
Honored Contributor
15 years agoThe problem with ALTMEMPHY
Hi:
I used the ALTMEMPHY with my own ddr2 controller(full-rate), and in the simulation, the ALTMEMPHY couldn't generate the output mem_clk signal, but the internal wire mem_clk_2x is generated correctly. Has anyone knows how to solve this problem?