The performance of FPGA is not the same when I download the sof file into the FPGA

The performance of FPGA is not the same when I download the sof file into the FPGA for some times. In my project, I have done a module which create a reset signal for 1 second, I think the time is enough. I have constraint the all clock and the fault path. The timequest is passed.