Altera_ForumHonored Contributor14 years agoThe altera dual-port ram timing error When I use the altera dual-port ram in our product, the dual-port ram is right in emluator.but, I download the source code to the altera FPGA,the timing of the dual-port ram is wrong,the readd...Show Moremultiple-attachments.zip8 KB
Recent DiscussionsWorst-Case Completion Time for PLL Dynamic Phase Shift (PHASESTEP → PHASEDONE)Cannot access SSLC portal for Questa LicenseWhy does PTA show zero W for F-tiles in Hierarchical Design EditorFPGA ECCN RequestAGRW027R28A2I2V Thermal Model