Forum Discussion

rfeng6's avatar
rfeng6
Icon for New Contributor rankNew Contributor
6 years ago

The 10g eth example use the address_decode to configure the tx/rx mac address,how could I configure it in verilog?

1 Reply

  • SengKok_L_Intel's avatar
    SengKok_L_Intel
    Icon for Regular Contributor rankRegular Contributor
    Hi, The design can use system console to configure the configuration register of the design, you can also create your own state machine by using Verilog to configure the 10G MAC address via the Avalon MM interface. Regards -SK