testbench error on altera quartus 12

Hi,I use testbench to do simulation,but facing error "Error (12061): Can't synthesize current design -- Top partition does not contain any logic "can anyone help me?here is my verilog code and tes...