Synopsys Design Constraints File Question

I am trying to create a synopsys design constraints file that I can use for timing. In part of my design, I have a clock clk that goes into a PLL and as output, I get out clk x 2 (clk at twice ...