Altera_ForumHonored Contributor15 years agoSynchronization problem in PWM generation I am using the DE2 board to generate a 20 kHz PWM signal. The duty ratio is constant 20%. The device is implemented by verilog. My method is to use DE2 board to generate a 20 kHz * 1000 = 20 MHz cloc...Show More
Altera_ForumHonored Contributor15 years agoThank you very much! It works, although I do not understand why....
Recent DiscussionsIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAEP4CGX22CF19C8N Failure Short D8 to C8Cold Temperature IssueNeed Part EOL status(Active/Obsolete/Discontinued/NRND)About floating voltage of the Agilex 3 power on reset