Symbol Files

Hi, I use symbol files as the TOP Level of my VHDL designs as it gives a nice visual representation of the modules. I usually edit the block to make the schematic flow logical. However if I cha...