--- Quote Start ---
1) Do the tools automatically account for the phase difference between CLK_FLASH and CLK_CORE?
--- Quote End ---
In my constrains I have included -phase option. So phase difference should be accounted.
--- Quote Start ---
2) What is “set_false_path -to [get_ports FLASH_SCLK]” doing? I took that out and did not notice anything change.
--- Quote End ---
It prevents FLASH_SCLK from being analysed as data. By using this command only the FLASH_SCLK as data is cut off, but as a part of a clock path it will not be effected. In some cases timequest will treat your clock output as data port and you will see it in TimeQuest unconstrained paths report list. set_false_path command removes it from there.
Honored Contributor
