Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Stratix V - JESD204B Lane Polarity Inversion

I am currently trying to find a way to connect an ADC dev kit to a Stratix V DSP Development Board. The ADC board uses an FMC connect, whilst Altera use the HSMC connector. As a result I will need to...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Some further analysis of the sample JESD204B design (found from the Qsys IP code) when the synthesis code is generated, I have determined that in "altera_jesd204_altera_jesd204.v" there is a signal called "inst_rx_csr_lane_polarity_export" which connects "inst_rx" to "inst_phy". Now it seems that this signal has a sensible name for what I need, but has no external parametrisation - and the "inst_rx" is an instance of an encrypted IP core, so I've got no idea what it connects to internally.

Would it be possible to simply remove this wire and assign it to a constant value thereby permenantly enabling polarity inversion? If so what constant value would enable inversion (a 1 or a 0)?