Stratix IV core power circuit Design

Question

Stratix IV :EP4SGX360KF40C4N.

What is the Maximum core current (the 0.9V one ) based on regular operating condition,let say 50% load.or say using all 24 ports and a few code for PRBS 31 and a few IOs.

Right now, We are assuming 10A for the Icc.(0.9v).

Does this sound correct.

Please Advise,

Thanks

altera_forum · Answer

You can use the early power estimator to determine that. You can find it here (http://www.altera.com/support/devices/estimator/st3-estimator/st3-power-estimator.html) and the manual here (http://www.altera.com/literature/ug/ug_epe.pdf)

Forum Discussion

Stratix IV core power circuit Design

1 Reply

Recent Discussions

Quartus lite 25.1 Altpll issues

Bidirectional pin USB_RX with a pseudo-differential I/O standard must use the OEIN port of the node

Quartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" required

Inquiry regarding purchasing FPGA licenses

Cyclone 10 LP's Extended Industrial parts