Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Stratix III reconfigurable PLL switched clocks

Hello! I'm having some strange troubles with a reconfigurable PLL. I have to write my settings to c2 to configure c1 and vice versa. The baseclock is 5.25MHz. The M multiplier is 199 (100 ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Hi Socrates,

How could this have an influence? And how can I check this?

I would say that the input clock is not to slow, because I can get the desired frequencies (however on the wrong output).

I've also kicked out the reconfig PLL and used a "non-reconfig" PLL. Everything worked just fine and I had no trouble with the frequencies (with the same input frequency; 5.25 MHz).