Forum Discussion
Altera_Forum
Honored Contributor
16 years agoAnother possible reason is this: If your JTAG circuit is very sensitive to on-board generated interferences, it may fail when the design is active and generated interfering signals. Insufficient supply decoupling and FPGA ground connections, long JTAG traces, too high TCK pulldown-resistor are known issues in this regard.