Altera_ForumHonored Contributor17 years agoStratix III final timing specs I am designing a Stratix III EP3SE110 FPGA with Quartus version 8.1. I have been using the Stratix III user guide dated October, 2008 (volume 1 is version 1.6 and volume 2 is version 1.8, for Quartu...Show More
Altera_ForumHonored Contributor17 years agoCan you send me the link to download "Stratix III user guide"
Recent DiscussionsThermal Resistance for 10M16SCU324A7GIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAAgilex 3 VCCLSENSE and GNDSENSEAgilex 7 JTAG Config Fails at 1% on Board #2 (Error 18950 / CONF_DONE Low) - But Board #1 WorksEPCQL512 and Remote Update IP ARRIA 10