Forum Discussion
Altera_Forum
Honored Contributor
15 years agoMy guess is, that the 50 MHz clock is driving a FPGA pin directly, in this case one of the dedicated clk pins in a bank with the correct IO standard (most likely 3.3V). Don't you have any reference projects shipped with the board, that contain a complete pin definition?