Forum Discussion

New Contributor

5 years ago

STRATIX 10 JTAG Configure problem

Device: Stratix 10 1SX280HH3F55E2VG SOFTWARE: Quartus 19.1 Encounter a configuration problem, as follows: Can identify the JTAG chain, where FPGA0 can download the sof file normally, FPGA1 fails ...

YuanLi_S_Intel

Regular Contributor

5 years ago

The error means that the VID setting is not correct for the device. Can you take a look at our Stratix 10 power user guide? You will need to follow the setting available in it.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-10/ug-s10-pwr.pdf (Page 26)

Forum Discussion

STRATIX 10 JTAG Configure problem

Recent Discussions

Agilex 5 Sulfur Partial Write Issue on F2H ACE‑Lite I/F (256‑bit) with AXI Master of 128‑bit

Cyclone 10 LP's Extended Industrial parts

Quartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" required

Quartus Pro simulation libraries for Riviera Pro

LTC Connector DE10-Standard FPGA