TChin5New Contributor7 years agoStill cannot assign LVDS signal to MAX-V device I try your suggestion. I have a single-ended signal call OUT_P and assigned it as LVDS_E_3R, the pin planner created the corresponding diff signal call OUT_P(P). When I compile it, Quartus returns a...Show More
Recent DiscussionsWorst-Case Completion Time for PLL Dynamic Phase Shift (PHASESTEP → PHASEDONE)Cannot access SSLC portal for Questa LicenseWhy does PTA show zero W for F-tiles in Hierarchical Design EditorFPGA ECCN RequestAGRW027R28A2I2V Thermal Model