SPI with generated clock output constraint problem

[list=1] [*]This interface is similar to SPI - runs with 10 MHz clock [*] I got 20 MHz reference clock in my design REF_CLK Data to transfer is shifted on falling edge on every 2nd toggle of...