Forum Discussion

Honored Contributor

10 years ago

SPI Core without AXI/Avalon interface

Hi All, I need a SPI Core, which is able to receive a hardware trigger in order to start its transmission. It should not be connected neither to Avalon nor AXI3 buses. All the configurat...

Altera_Forum

Honored Contributor

10 years ago

?? it is only four external wires, and the protocol is well known https://en.wikipedia.org/wiki/serial_peripheral_interface_bus

Forum Discussion

SPI Core without AXI/Avalon interface

Recent Discussions

Vcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0

Arria 10: Remote Update Factory Fallback won't work & Watchdog does not trigger

IBIS models GTS banks agilex 5E

Clarification on Arria 10 Design Security Features

rsu_client failing to write to slot