Altera_ForumHonored Contributor10 years agoSPI Core without AXI/Avalon interface Hi All, I need a SPI Core, which is able to receive a hardware trigger in order to start its transmission. It should not be connected neither to Avalon nor AXI3 buses. All the configurat...Show More
Recent DiscussionsVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0Arria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerIBIS models GTS banks agilex 5EClarification on Arria 10 Design Security Featuresrsu_client failing to write to slot