slow timing model question

Hello friends, I have a very simple design in verilog that is working (EPM240): presetable counter (divider by n). Now when I define its input as clock = 200 MHz, timing analysis will fail for ...