Simulation of ARRIA 10 FPLL & IOPLL phase shift

I am building a RGMII interface using the following IP blocks and some custom logic. 1) Altera GPIO (setup as DDIO output with data width = 5 for data[3:0] & CTL). 2) Altera GPIO (setup as DDIO ...