admarisNew Contributor1 year agosimulation for the HBM2E Interface FPGA IP I am performing a simulation for the HBM2E Interface FPGA IP using Intel FPGA Edition 2024.1 with device model AGMF039R47A1E2VR0. Following the steps from the High Bandwidth Memory (HBM2E) Interface ...Show More
Recent DiscussionsSystem PLL of Agliex5 PCIE example design cannot be locked after configurationBidirectional differential port on MAX10Quartus Pro invalid command name "End-trace"SolvedGTS Transceiver CompatibilityBackplane Ethernet 10GBASE-KR PHY FPGA IP