Forum Discussion
Altera_Forum
Honored Contributor
19 years agoThe PFL is NOT simulatable in RTL mode. However if you generate a gate level netlist with timing then the PFL can be simulated. Only the FPGA configuration part can be simulated NOT the Flash programming part.