Forum Discussion

New Contributor

2 years ago

Simulating F2H ACE-LITE interface on HPS.

Hello, I am finding that F2H ACE-lite interface in HPS IP have no implementation in simulation model. All outputs on this interface not driven by HPS, and after tracing in to HPS i found that nothi...

Configuration

aikeu

Regular Contributor

2 years ago

Hi awaissman,

Sorry for the late reply.

For simulation there is this example for Agilex 5:

https://www.intel.com/content/www/us/en/docs/programmable/813752/24-1/fpga-to-hps-bridge-f2h.html

There is another example for datamover working with Nios and MSGDMA IP:

https://www.rocketboards.org/foswiki/Documentation/DatamoverDesignExample

Thanks.

Regards,

Aik Eu

awaissman

New Contributor

2 years ago

Hello,

Sorry for late replay.

We are using Agilex 7

I have tried to convert design but HPS conversion failed.

Do you have similar design for Agilex 7?

I will try run this design as is, need install support for Agilex 5 in to our Quartus.

Thanks,

Forum Discussion

Simulating F2H ACE-LITE interface on HPS.

Recent Discussions

intel_onchip_Memory II RAM: r/w doesn t work from FPGA but from HPS

Power Rating Required for RZQ Resistor on Cyclone V SE

MAX 10. No 3.0 V Schmitt Trigger I/O standard

Arria 10: Remote Update may brick FPGA and Factory Fallback won't work

Unable to program EPCQ16A on custom cyclone IV board - error during jic flashing.