Forum Discussion

New Contributor

1 year ago

Simulating F2H ACE-LITE interface on HPS.

Hello, I am finding that F2H ACE-lite interface in HPS IP have no implementation in simulation model. All outputs on this interface not driven by HPS, and after tracing in to HPS i found that nothi...

Configuration

aikeu

Regular Contributor

1 year ago

Hi awaissman,

I found this old design example as below as reference, hope it helps:

https://www.intel.com/content/www/us/en/support/programmable/support-resources/design-examples/quartus/exm-hps-axi-bfm.html

Thanks.

Regards,

Aik Eu

Forum Discussion

Simulating F2H ACE-LITE interface on HPS.

Recent Discussions

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information

Cyclone 10 LP's Extended Industrial parts