simulating crc error using ederror_inject jtag instrucrion

Hi all,

I am trying to verify the crc feature for SEU mitigation in Stratix IV device . While trying to inject error using ederror_inject jtag instruction , the data being written into fault injection register is shifted by one bit. What should be done to write the proper data into fault injection register?

Thanks in advance