Hi! I have two doubts. I have a proyect and I have created a *.stp file. I haven't used trigers conditions. The problem is that I want to see the captured dates continously in a 10ms time. and the windows in signaltap II only show 128 samples. I use a 40MHz clock. ¿what I have to do to capture in the same windows or same log 10ms???? and the second doubt is: ¿can I capture two signals in signaltab in a vector in order to use them later with matlab???? many thanks in advance for your help.

When you created the signaltap you had an option to define the sample depth, in your case 128, which will give you 128 * 25ns or 3.2us. So in order to show 10ms you are going to need to set the depth to a much larger value which I suspect will be impractical. Could you use a slower clock to capture the data?

to capture data from signaltap into text file: set all data to signed(or unsigned, not hex). Then right click mouse and click on generate text file(not sure of actual menu title). Then open text file and remove any text header leaving only the coulmns. Now it is ready to be read in matlab by typing: load filename.txt (make sure the directory is set for matlab). This generates a matrix of data called filename,then read any of its column(each couln refers to a signal or bit of a bus, so make sure which column to read): data1 = filename(:,1); %all rows of column 1

you can also use a MATLAB command to capture signals from signal tap directly into a vector\matrix. using a loop you can achieve a greater depth. but it will probably be safer to use triggers. use the command: data= alt_signaltap_run ( 'stp_file_name.stp', 'unsigned');

Hi BEN I cant use a slow clock. :S ¿Is there another option without using a slow clock???' Hi Kaz! If I do what you say it only capture the 128 samples showed in the windows and I want a vector of 10ms. ¿what can I do?? Hi the brick I cant understand. Can you explain me exactely what you mean?? or give me some reference or any link? thanks every one.

If you can't use a slower clock then you'll have to increase the sample depth though like I said I doubt you'll be able it enough to cover 10ms.

Signaltap II | Altera Community

14 Replies

Altera_Forum
Honored Contributor
16 years ago
Thanks for every one.
I will use triger conditions and alt_signaltap_run command in matlab!

tanks!!!!!
Altera_Forum
Honored Contributor
14 years ago
Hello,
I am trying to import signaltap data into MATLAB. Every time I try to import data I get following error in MATLAB:
" ??? One or more output arguments not assigned during call to
"alt_signaltap_run"."

I have my quartus project saved with folder name "My_project" within th bin directory of quartus. My .stp file name is "half_adder". Therefore when I want to import data into MATLAB, I type following command in MATLAB

x = alt_signaltap_run('c:\altera\11.0\quartus\My_project\half_adder.stp', 'auto_signaltap_0').

But it opens the help about alt_signaltap_run function and returns me above mentioned error.

Please help me
Thank you
Altera_Forum
Honored Contributor
14 years ago
You have 2 errors:
1.
--- Quote Start ---
\My_proje ct
--- Quote End ---
<--- no space needed
2. Second parameter must be either 'signed' or 'unsigned', not Signaltap instance name.
Altera_Forum
Honored Contributor
14 years ago
Thank you very much Andrew.

I have got one new problem with my project.

When ever I enable signaltap file with my project and try to recompile it, I get following errors:

Error: MGL_INTERNAL_ERROR: File C:/Users/a7t0r/Desktop/My_Project/db/mux_gpc.tdf cannot be created. CAUSE : The file cannot be created. The file already exists, and is write-protected, or there is not enough space.

Error: Can't elaborate inferred hierarchy "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux"

If I disable the signaltap file and then try to compile my project then it works properly.

I would really appreciate your help.

Thank you
Gill

Forum Discussion

Signaltap II

14 Replies

Recent Discussions

Cannot access SSLC portal for Questa License

Why does PTA show zero W for F-tiles in Hierarchical Design Editor

FPGA ECCN Request

AGRW027R28A2I2V Thermal Model

AGMF039R47A1E2V Compact Thermal Model