Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Signal Tap II Input Excitation

Hey guys, I have a Verilog DSP core that is fully functional. I would like to implement it into an FPGA and test it. To monitor the outputs I plan to use the Si...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Signal can't generate stimulus signals. You can connect Source&Probe as signal source, but it only generates static signals, not sequences.