Signal has no source

Hi All! When i compile the following code: (Quartus) entity ISA is port --from ISA to CPU (AEN_IN,IOR_IN,IOW_IN :inout std_logic; ADDR_IN : inout std_logic_vector(10 downto 0); ...