Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

set_max_delay vs set_net_delay

Hi, I haven't understood clearly the difference between set_max_delay and set_net_delay and the use case in constraining the design. What I can understand from the quartushelp is that the on...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Rysc,

Thanks for the writeup. So, if I add set_clock_groups -asynchronous between clock domains, that cuts the setup/hold analysis between cdc paths, and design the cdc paths correctly, I should be good?

I do have multi-bit counters and FSM states, that I am using in another clock domain. For the FSM states, I've added a command to the .qsf to tell the tools to encode FSM states in gray code. The multi-bit counters I run through a bin2gray -> cdc regs -> gray to bin, so I'm wondering if I need to use the set max/min/net/skew on those paths? Will the set_clock_groups -asynchronous take precedence over those max/min/net/skew constraints?