Forum Discussion

New Contributor

5 years ago

Solved

Serdes Ref clk input circuit

I would like to see the equivalent input circuit for the Serdes clock diff inputs. Is it HSTL maybe? I only found reference to what is compatible with the input like PECL, LVDS etc. This is for 5...

Deshi_Intel
5 years ago
Hi,

Yes, Cyclone V receiver buffer does has internal on-chip biasing circuitry but we can't expose the internal circuit design as it's Intel proprietary design info.

However, we do have user guide doc that explained on available feature in receiver buffer. You can checkout chapter "Recevier PMA datapath" (Page 20) in below user guide link
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-v/cv_53004.pdf

Thanks.

Regards,
dlim

Deshi_Intel

Regular Contributor

5 years ago

HI,

You can refer to Cyclone V datasheet (table 21, page 25) for the supported IO standard for transceiver refclk pin.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-v/cv_51002.pdf#page=25&zoom=100,0,0

I can see some of the IO standard that you mentioned but I don't see HSTL is a supported IO standard in the list. Pls switch to use supported IO standard as mentioned in Cyclone V datasheet.

Thanks.

Regards,

dlim

TRoe
New Contributor
5 years ago
Deshi,

I don't understand how your IC can take either ground referenced signals or biased signals. Do you have a blocking cap inside? I was hoping for an equivalent circuit schematic if you have one. Thanks

Forum Discussion

Serdes Ref clk input circuit

Recent Discussions

Trouble Getting started with Stratix 10 SOC

JTAG Chain Broken on Agilex 7-I Dev Kit

Agilex 5 Power

Issue with configuring EPCQ64A & Cyclone10LP using NiosV as processor.

Agilex5 A5EB013BB23BE4S BSDL