Altera_ForumHonored Contributor18 years agoSERDES in Stratix II Do all LVDS pins on Stratix II support the serdes option?
Altera_ForumHonored Contributor11 years agoIn Stratix and Stratix II devices, how come there are not VCCIO pins for I/O banks 9 - 12?
Recent DiscussionsCyclone IV E – PLL Power Track Width Recommendation ClarificationOperating temperature for 10M08DCF256A7GSystem PLL of Agliex5 PCIE example design cannot be locked after configurationDownload links not workingJTAG Chain Broken on Agilex 7-I Dev Kit