Altera_ForumHonored Contributor19 years agoSERDES in Stratix II Do all LVDS pins on Stratix II support the serdes option?
Altera_ForumHonored Contributor11 years agoIn Stratix and Stratix II devices, how come there are not VCCIO pins for I/O banks 9 - 12?
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew