SDR to DDR timing constraint conversion

Hi, My design uses classic timing analyser and I have the following constraints for a SDR source synchronous interface. tsu_requirement/th_requirement for input and tco_requirement/min_t...