Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorrunning C without jtag
Hello, I'm working on a module that is a part of a big project that's done on several stratix 3 FPGAs on a Gidel board. My problem is this: In all the NIOS guides that I read I only see th...
Altera_ForumHonored Contributor
Honored Contributorthis tutorial uses on chip RAM which is the easiest way to include your Nios code in the FPGA config data:
http://www.altera.com/literature/tt/tt_nios2_hardware_tutorial.pdf you can use a parallel I/O peripheral connected to the Nios to read bits from your RTL and make the code do certain functions based upon those bits.
