Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

ROM inferring problem

Hello; In my design I write a VHDL code to infer ROMs. It were specified to be M9k with the following attribute: attribute romstyle : string; attribute romstyle of q: signal is "m9k"; ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

If you are using the altsync_ram IP block, then you are not inferring a rom. Inference is done by writing behavioural RTL that behaves like a ram and the synthesis will replace your code with an altsyncram. If you are using an altsynram you need to set the ram style paramters.