Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorRestricted Fmax
Hello. I am using Quartus II v13sp1 WebEdition. Synthesis is performed for FPGA Cyclone II. As a result of simulation of any projects (both simple and complex) with the clock frequency g...
Altera_ForumHonored Contributor
Honored ContributorI'm doing research on a pipelined multiplier with a different number of bits according to the complexity,
throughput and power consumption. I need to find the time during which a multiplier receives the result of the multiplication of numbers at the highest speed of the device (at the maximum possible frequency). how this characteristic is changed depending on the number of bits?
