Altera_ForumHonored Contributor16 years agoreset input signal Hi. I heard that the reset signal is better in active low. Is it true? If it is true may i know why? thanks
Altera_ForumHonored Contributor16 years agoThat got me curious, so I checked the documentation: in Virtex6, CE and SR are active high.
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts