Altera_ForumHonored Contributor16 years agoreset input signal Hi. I heard that the reset signal is better in active low. Is it true? If it is true may i know why? thanks
Altera_ForumHonored Contributor16 years agoThat got me curious, so I checked the documentation: in Virtex6, CE and SR are active high.
Recent Discussions5AGXFB7K4F40C5GCyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsQuartus and power domainMCD of AGFA006R16A2E3EPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) Devices