reset input signal

Hello,

I am not sure about this in altera, but Xilinx suggest for Virtex 6 to use active low control signals because the FF of their Logic Elements have active low signals, so if you use Active High control signal, your signal must cross one LUT to be inverted before connected, it depends of the architecture of the FPGA.

Good Luck.

DABG