Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Regarding Cyclone5 SOC Hello World Code Design Flow

Hi all, I am using Cyclone5 SOC Device and i need to write a small HELLO WORLD Program using QuartusII 13.1 and ARMDS-5 Tools. So i opened new project QuartusII 13.1 tool and in qsys added "Hard...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

This way is very complex!

FPGA programming and BSP compiling not need for run independent HPS simple program in first case!

In http://www.altera.com/literature/ug/ug_soc_eds.pdf shown detail work with examples of HW! programs.

Need to be import prepared programs from archive (<Quartus/SoC EDS root>/embedded/examples/software/ contain 9 files for different platforms of developing and severity, 3 is HW!) to DS-5, compile and debug.

Preloader (spl_bsp) is preceding 2nd phase of run application (after BootROM), its target is init SDRAM and load your program to it and run.

After running this programs you may try link it to FPGA part and interact (Altera-SoCFPGA-HardwareLib-* examples), then may be need add "hps_isw_handoff" in spl_bsp to give in Preloader init your hardware configuration before launch main Baremetal application or u-boot/Linux.