Reference clock for Cyclone V GX Transceiver Native PHY receiver source?

Question

The documentation doesn't explicitly say it (or if it does, I can't find it), but must the source for the reference clock for the C V's Transceiver Native PHY receiver come from the REFCLK0 pin pair, or can it be sourced from inside the FPGA?

altera_forum · Answer

Well, the C5 Transceiver handbook says that the transceivers can be clocked by a fractional-PLL (in integer mode), but the fitter seems to choose the fPLL's _input_ as the clock, not the fPLL clock output I explicitly coded ...

Forum Discussion

Reference clock for Cyclone V GX Transceiver Native PHY receiver source?

1 Reply

Recent Discussions

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information

Cyclone 10 LP's Extended Industrial parts