awaissmanNew Contributor1 year agoSimulating F2H ACE-LITE interface on HPS. Hello, I am finding that F2H ACE-lite interface in HPS IP have no implementation in simulation model. All outputs on this interface not driven by HPS, and after tracing in to HPS i found that nothi...Show More
aikeuRegular Contributor1 year agoHi awaissman,I will close the thread if there is no further question.Thanks.Regards,Aik Eu
Recent DiscussionsMAX10 RSU upgrade succeeds, but device boots Factory image instead of ApplicationVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0carry chain tdcDoes the Post-Configuration BSDL Generator for Cyclone 10 LP require an NDA?EMIF Pin Assignment for Agilex 7 FPGA I-Series DevKit (DK-DEV-AGI027R1BES)